



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/560,717	12/15/2005	Freddy Roozeboom	NL 040226	8503
65913	7590	08/19/2011	EXAMINER	
NXP, B.V.			CHEN, DAVID Z	
NXP INTELLECTUAL PROPERTY & LICENSING				
M/S41-SJ			ART UNIT	PAPER NUMBER
1109 MCKAY DRIVE				2815
SAN JOSE, CA 95131				
			NOTIFICATION DATE	DELIVERY MODE
			08/19/2011	ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/560,717	ROOZEBOOM ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	DAVID CHEN	2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 06 June 2011.  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-10 and 20-31 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) 2,4 and 30 is/are allowed.  
 6) Claim(s) 1,3,5-8,10,20-29 and 31 is/are rejected.  
 7) Claim(s) 9 is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 15 December 2005 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                        | Paper No(s)/Mail Date. _____ .                                    |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____. | 5) <input type="checkbox"/> Notice of Informal Patent Application |
|   | 6) <input type="checkbox"/> Other: _____ .                        |

## DETAILED ACTION

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 06, 2011 has been entered.

### ***Specification***

2. The title of the invention is broad and not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Electronic device, assembly and methods of manufacturing an electronic device including a vertical trench capacitor and a vertical interconnect.

### ***Drawings***

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the recited "and the dielectric material extends onto a surface of the second side of the substrate between the integrated circuit and the second side of the substrate" in Claim 7 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

#### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- 4. Claim 7 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably**

**convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.** The limitation “and the dielectric material extends onto a surface of the second side of the substrate between the integrated circuit and the second side of the substrate” does not appear to have enough support in the specification. The integrated circuit 50 in Fig. 4e appears to be surrounded by the dielectric material. Thus, the specification does not have sufficient support for the claimed limitation.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –


(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**5. Claims 23, 25, and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 6,830,970 B2 to Gardes (“Gardes”).**

**As to claim 23,** Gardes discloses an electronic device comprising: a semiconductor substrate (11) having a first side and a second side; a plurality of trenches (21) on the first side of the substrate (11), each of the trenches (21) extending into the substrate (11) from the first side; conductive material (25) lining each of the trenches (21); a vertical interconnect (25) that extends through the substrate (11) from the first side to the second side, the vertical interconnect (25) having walls; a single deposition layer (24) of dielectric material on the first and second sides of the substrate

Art Unit: 2815

(11), on the conductive material lining (25) each of the trenches (21), and on the walls of the vertical interconnect (25) (See Fig. 2B, Fig. 2C, Fig. 2E, Column 2, lines 61-67, Column 3, lines 1-2, 24-63) (Note: the limitation "lining" is interpreted as *to put something in the inside of* and the limitation "on" is interpreted as *used as a function word to indicate position in or in contact with an outer surface*).



**As to claim 25,** Gardes further disclose wherein the vertical interconnect (25) includes a plurality of parallel trenches (See Fig. 3A).

**As to claim 28,** Gardes further discloses wherein the single deposition layer (24) of dielectric material is on walls of the vertical interconnect (25) that oppose one another, with the vertical interconnect (25) extending uninterrupted between the walls

(See Fig. 2D, Fig. 3A, Fig. 3B, Column 3, lines 3-50) (Note: the hole 23 is a circular hole and the interconnect 25 is coated around the hole and not interrupted).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

**6. Claims 24 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,830,970 B2 to Gardes (“Gardes”) as applied to claim 23 above, and further in view of U.S. Patent Application Publication No. 2001/0005046 A1 to Hsuan et al. (“Hsuan”). The teaching of Gardes has been discussed above.**

**As to claim 24,** although Gardes discloses wherein the vertical interconnect (25) has a first part and a second part, the first part extending from the first side of the substrate (11) to the second part, the second part extending from the second side of the substrate (11) to the first part (See Fig. 2E), Gardes does not further disclose wherein the second part being wider than the first part.

However, Hsuan does disclose the second part (56, 58, 60) being wider than the first part (42) (See Fig. 2H, ¶ 0033, ¶ 0035, ¶ 0036).

In view of the teaching of Hsuan, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Gardes with the teaching of Hsuan to have the second part being wider than the first part because the wider part allows the interconnect to accommodate a bump and chips coupled by the bump have a shorter signal transmitting path and thus reducing electrical impedance (See ¶ 0048).

**As to claim 26,** Gardes further discloses wherein the first part of the vertical interconnect (25) includes a plurality of parallel trenches (25) each of which extends from the first side of the substrate (11) to the second part of the vertical interconnect (25) (See Fig. 2E, Fig. 3A).

**7. Claims 1, 3, 5-6, 8, 10, 20-23, 25, 27, and 29 are rejected under 35**

**U.S.C. 103(a) as being unpatentable over U.S. Patent No. 7,030,481 B2 to Chudzik et al. (“Chudzik”) in view of U.S. Patent No. 6,025,226 to Gambino et al. (“Gambino”).**

**As to claim 1,** although Chudzik discloses an electronic device comprising a semiconductor substrate (200) having a first side and a second side; a vertical trench capacitor (3010) including a plurality of trenches in which dielectric material (3020) is present between the first (3080) and second (3030) conductive surfaces; and a vertical interconnect (410') that extends through the substrate (200) from the first side to the second side, the vertical interconnect (410') being insulated from the substrate (200) by dielectric material (420') (See Fig. 3b, Fig. 3c, Fig. 4b, Fig. 4c, Fig. 4d, Column 4, lines 43-54, Column 6, lines 13-37) (Note: the vertical interconnect is used as decoupling capacitor by using a high dielectric constant insulator, as in the trench capacitor, in the via as the capacitor dielectric), Chudzik does not specifically disclose wherein the dielectric material of the vertical interconnect and the dielectric material of the vertical trench capacitor being common material formed from a single deposition layer.

However, Gambino does disclose wherein the dielectric material (322) of the vertical interconnect (350) and the dielectric material (322) of the vertical trench capacitor (360) being common material formed from a single deposition layer (322) (See Fig. 3, Fig. 6, Column 2, lines 36-42, Column 4, lines 5-15, Column 6, lines 18-53).

In view of the teaching of Gambino, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of

Chudzik with the teaching of Gambino to have wherein the dielectric material of the vertical interconnect and the dielectric material of the vertical trench capacitor being common material formed from a single deposition layer because a single deposition layer eliminates the need for an additional step to pattern the dielectric layer (See Column 2, lines 36-42, Column 6, lines 48-53).

**As to claim 3,** Chudzik further discloses characterized in that the vertical interconnect (410') includes a plurality of parallel trenches (410') each of which is substantially filled with electrically conductive material (410') (See Column 6, lines 13-25, additional 410' structures).

**As to claim 5,** Chudzik further discloses wherein contact pads (270) for coupling to an external carrier are present on the second side; a first vertical interconnect (410') is used for grounding and a second interconnect (410') is used for signal transmission (See Fig. 3c, Fig. 4c, Column 6, lines 13-37).

Further regarding claim 5, while features of an apparatus may be recited either structurally or functionally (used for grounding, used for signal transmission), claims directed to an apparatus must be distinguished from the prior art in terms of structure rather than function. *In re Schreiber*, 128 F.3d 1473, 1477-78, 44 USPQ2d 1429, 1431-32 (Fed. Cir. 1997); see also *In re Swinehart*, 439 F.2d 210, 212-13, 169 USPQ 226, 228-29 (CCPA 1971); *In re Danly*, 263 F.2d 844, 847, 120 USPQ 528, 531 (CCPA 1959). “[A]ppratus claims cover what a device is, not what a device does.” *Hewlett-Packard Co. v. Bausch & Lomb Inc.*, 909 F.2d 1464, 1469, 15 USPQ2d 1525, 1528 (Fed. Cir. 1990). The structures of the first vertical interconnect and second interconnect

are met by Chudzik.

**As to claim 6**, Chudzik further discloses wherein the first (410) and second (410') vertical interconnect are designed so as to form a coaxial structure (See Fig. 4c).

**As to claim 8**, Chudzik further discloses wherein the substrate (200) comprises a high-ohmic zone which is present adjacent to the vertical capacitors (3010) and acts as a protection against parasitic currents (See Column 6, lines 41-67).

Further regarding claim 8, while features of an apparatus may be recited either structurally or functionally (acts as a protection against parasitic currents), claims directed to an apparatus must be distinguished from the prior art in terms of structure rather than function. *In re Schreiber*, 128 F.3d 1473, 1477-78, 44 USPQ2d 1429, 1431-32 (Fed. Cir. 1997); see also *In re Swinehart*, 439 F.2d 210, 212-13, 169 USPQ 226, 228-29 (CCPA 1971); *In re Danly*, 263 F.2d 844, 847, 120 USPQ 528, 531 (CCPA 1959). “[A]ppratus claims cover what a device is, not what a device does.” *Hewlett-Packard Co. v. Bausch & Lomb Inc.*, 909 F.2d 1464, 1469, 15 USPQ2d 1525, 1528 (Fed. Cir. 1990). The structure of the high-ohmic zone is met by Chudzik.

**As to claim 10**, Chudzik discloses further comprising a semiconductor device (102), which semiconductor device (102) is electrically connected to bond pads (270) present on the first side of the substrate (200) (See Fig. 4c, Column 4, lines 19-35).

**As to claim 20**, although Chudzik discloses the dielectric material (3020) of the vertical trench capacitor (3010) and the dielectric material (420') of the vertical interconnect (410'), Chudzik does not further disclose wherein the dielectric material of the vertical trench capacitor and the dielectric material of the vertical interconnect are

formed by depositing a layer of dielectric material on the substrate and partially etching the deposited layer of the dielectric material.

However, Gambino does disclose wherein the dielectric material (322) of the vertical trench capacitor (360) and the dielectric material (322) of the vertical interconnect (350) are formed by depositing a layer (322) of dielectric material on the substrate and partially etching the deposited layer (322) of dielectric material (See Fig. 3, Fig. 6, Fig. 7, Column 2, lines 36-42, Column 4, lines 5-15, Column 6, lines 18-53).

In view of the teaching of Gambino, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Chudzik with the teaching of Gambino to have wherein the dielectric material of the vertical trench capacitor and the dielectric material of the vertical interconnect formed by depositing a layer of dielectric material on the substrate and partially etching the deposited layer of the dielectric material because a single deposition layer eliminates the need for an additional step to pattern the dielectric layer (See Column 2, lines 36-42, Column 6, lines 48-53).

**As to claim 21**, although Chudzik discloses the dielectric material (3020) of the vertical trench capacitor (3010) and the dielectric material (420') of the vertical interconnect (410'), Chudzik does not further disclose wherein the dielectric material of the vertical trench capacitor and the dielectric material of the vertical interconnect are identical dielectric material formed from the single deposition layer.

However, Gambino does disclose wherein the dielectric material (322) of the vertical trench capacitor (360) and the dielectric material (322) of the vertical

interconnect (350) are identical dielectric material formed from the single deposition layer (322) (See Fig. 3, Fig. 6, Fig. 7, Column 2, lines 36-42, Column 4, lines 5-15, Column 6, lines 18-53).

In view of the teaching of Gambino, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Chudzik with the teaching of Gambino to have wherein the dielectric material of the vertical trench capacitor and the dielectric material of the vertical interconnect being identical dielectric material formed from the single deposition layer because a single deposition layer eliminates the need for an additional step to pattern the dielectric layer (See Column 2, lines 36-42, Column 6, lines 48-53).

**As to claim 22,** although Chudzik discloses the vertical interconnect (410') is substantially filled with conductive material and the second (3030) conductive surface of the vertical trench capacitor (3010) (See Fig. 3c, Fig. 4c), Chudzik does not further disclose wherein the conductive material of the vertical interconnect and the second conductive surface of the vertical trench capacitor being formed from common material of a single deposition layer of conductive material.

However, Gambino does disclose wherein the conductive material (324) of the vertical interconnect (350) and the second conductive surface (324) of the vertical trench capacitor (360) being formed from common material of a single deposition layer (324) of conductive material (See Fig. 7, Fig. 8, Column 6, lines 54-67, Column 7, lines 1-4).

In view of the teaching of Gambino, it would have been obvious to one of

ordinary skill in the art at the time the invention was made to modify the teaching of Chudzik with the teaching of Gambino to have wherein the conductive material of the vertical interconnect and the second conductive surface of the vertical trench capacitor being formed from common material of a single deposition layer of conductive material because a single deposition layer eliminates the need for an additional step to pattern the dielectric layer and the conductive layer that results in a cost saving process (See Column 2, lines 36-42, Column 6, lines 54-67, Column 7, lines 1-4).

**As to claim 23,** although Chudzik discloses an electronic device comprising a semiconductor substrate (200) having a first side and a second side; a plurality of trenches (3010) on the first side of the substrate (200), each of the trenches (3010) extending into the substrate (200) from the first side; conductive material (3080) lining each of the trenches (3010); a vertical interconnect (410') that extends through the substrate (200) from the first side to the second side, the vertical interconnect (410') having walls; being insulated from the substrate (200) by dielectric material (420') (See Fig. 3b, Fig. 3c, Fig. 4b, Fig. 4c, Fig. 4d, Column 4, lines 43-54, Column 6, lines 13-37) (Note: the vertical interconnect is used as decoupling capacitor by using a high dielectric constant insulator, as in the trench capacitor, in the via as the capacitor dielectric), Chudzik does not specifically disclose a single deposition layer of dielectric material on the first and second sides of the substrate, on the conductive material lining each of the trenches, and on the walls of the vertical interconnect.

However, Gambino does disclose a single deposition layer (322) of dielectric material on the first and second sides of the substrate, on the conductive material lining

(310) of the trench, and on the walls of the vertical interconnect (350) (See Fig. 3, Fig. 6, Column 2, lines 36-42, Column 4, lines 5-15, Column 6, lines 18-53).

In view of the teaching of Gambino, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Chudzik with the teaching of Gambino to have a single deposition layer of dielectric material on the first and second sides of the substrate, on the conductive material lining each of the trenches, and on the walls of the vertical interconnect because a single deposition layer eliminates the need for an additional step to pattern the dielectric layer (See Column 2, lines 36-42, Column 6, lines 48-53).

**As to claim 25**, Chudzik further discloses wherein the vertical interconnect (410') includes a plurality of parallel trenches (410', 210, 260) (See Column 5, lines 23-28, Column 6, lines 13-25).

**As to claim 27**, Chudzik further discloses wherein the plurality of trenches (3010) form a vertical trench capacitor (See Fig. 3c, Fig. 4c, Column 4, lines 43-54).

**As to claim 29**, Chudzik as modified by Gambino discloses further including a second conductive material (3030) in the trenches (3010), the second conductive material (3030) being separated from said conductive material (3080) lining each of the trenches (3010) by the single deposition layer of dielectric material being on opposing vertical sidewalls of the second conductive material (3030), the second conductive material (3030), single deposition layer of dielectric material and said conductive material (3080) lining each of the trenches (3010) forming a vertical capacitor (See Chudzik and Gambino).

**8. Claims 1 and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 7,030,481 B2 to Chudzik et al. (“Chudzik”) in view of U.S. Patent No. 6,830,970 B2 to Gardes (“Gardes”).**

**As to claim 1**, although Chudzik discloses an electronic device comprising a semiconductor substrate (200) having a first side and a second side; a vertical trench capacitor (3010) including a plurality of trenches in which dielectric material (3020) is present between the first (3080) and second (3030) conductive surfaces; and a vertical interconnect (410') that extends through the substrate (200) from the first side to the second side, the vertical interconnect (410') being insulated from the substrate (200) by dielectric material (420') (See Fig. 3b, Fig. 3c, Fig. 4b, Fig. 4c, Fig. 4d, Column 4, lines 43-54, Column 6, lines 13-37) (Note: the vertical interconnect is used as decoupling capacitor by using a high dielectric constant insulator, as in the trench capacitor, in the via as the capacitor dielectric), Chudzik does not specifically disclose wherein the dielectric material of the vertical interconnect and the dielectric material of the vertical trench capacitor being common material formed from a single deposition layer.

However, Gardes does disclose wherein the dielectric material (24) of the vertical interconnect (25) and the dielectric material (24) of a plurality of trenches (21) being common material formed from a single deposition layer (24) (See Fig. 2B, Column 3, lines 24-38).

In view of the teaching of Gardes, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Chudzik with the teaching of Gardes to have wherein the dielectric material of the vertical

interconnect and the dielectric material of the vertical trench capacitor being common material formed from a single deposition layer because a single deposition layer enables obtaining of a same insulator on the walls of the trenches and via and thus obtaining the same electric qualities. Further, it is not necessary to have an additional step of protection of one of the two structures (See Column 3, lines 24-38).

**As to claim 31,** Gardes discloses wherein the dielectric material extends over surfaces on both the first side and second side of the substrate (11) (See Fig. 2C).

#### ***Allowable Subject Matter***

**9. Claims 2, 4, and 30 are allowed.**

**10.** Claim 9 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### ***Response to Arguments***

**11.** Applicant's arguments filed on June 06, 2011 have been fully considered but they are not persuasive. Applicants argue "However, as shown in Figure 2S, the conductive material 25 does not line the trenches 21. Rather, the oxide 24 lines the trench 21, and the metal 25 is formed on the oxide 24". This is not found persuasive because the limitation "lining" is interpreted as *to put something in the inside of* and the limitation "on" is interpreted as *used as a function word to indicate position in or in contact with an outer surface*. Thus, the conductive material 25 lines the trenches 21.

**12.** Applicants further argue "As the conductive material 25 is deposited on the oxide layer, the oxide layer cannot be deposited on sidewalls (plural) of the conductive material 25 in accordance with the claimed invention". This is not found persuasive because as illustrated above, the limitation "a single deposition layer of dielectric material on the first and second sides of the substrate, on the conductive material lining each of the trenches, and on the walls of the vertical interconnect" is met by Gardes. Whether the conductive material is formed before the oxide layer or not, the claimed physical elements are specifically met by Gardes.

**13.** Applicants further argue "For example, referring to cited Figure 3b, the '481 reference forms various connections including contact 3090 that would appear to necessarily interrupt any single layer formed as asserted, in both vertical trench capacitors and in a vertical interconnect. It would further appear that requiring the dielectric material in the '481 reference to be a single layer would actually introduce additional steps to the '481 reference, in requiring such etching". This is not found persuasive because the bottom 3090 layer can be formed first and then sequentially depositing the single layer and the top electrode 3030 so that no interruption between these sequential formed layers exists.

**14.** Applicants further argue "In particular, the Office Action has failed to provide an enabled embodiment in which the '481 reference would use such a layer, with motivation for doing so". This it not found persuasive because the '481 reference discloses the vias or the interconnect is used as the decoupling capacitor that uses a high k dielectric material. This high k dielectric material is also applied in the trench

decoupling capacitor. Gambino is applied to provide the motivation to form the single deposition layer.

**15.** Applicants further argue “The Examiner has again failed to explain how the '481 reference could be implemented with a single dielectric layer as claimed, and related lack of motivation as asserted”. This is not found persuasive because Gambino clearly shows a single dielectric layer is formed in the trenches as seen in Fig. 6. Thus, the '481 reference in view of Gambino discloses the single deposition layer as claimed.

**16.** Applicants further argue “For example, the '970 reference does not disclose a vertical interconnect having walls lined with conductive material”. This is not found persuasive because Claim 1 does not appear to recite “a vertical interconnect having walls lined with conductive material”.

**17.** Applicants further argue “Moreover, as the asserted oxide 24 does not form between first and second conductive trenches of vertical trench capacitors, the resulting combination would appear to require a single-conductor in the resulting trench, thus failing to correspond to vertical trench capacitors as asserted”. This is not found persuasive because the '970 reference is applied to provide the motivation to form the single deposition layer.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID CHEN whose telephone number is (571)270-7438. The examiner can normally be reached on Monday-Thursday 8 AM to 4 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571)272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MATTHEW E WARREN/  
Primary Examiner, Art Unit 2815

/D. C./  
Examiner, Art Unit 2815